Updated 4mo ago
by phamcuong21478
rtl-skills
Claude Code skills & agents that automate a full RTL/Verilog design flow - architecture, RTL coding, lint, simulation, self-checking testbenches, regression, debug, Vivado synthesis, and docs - driven from a one-page IP spec.
20 GitHub stars (20)
+4 in 30 days
| Period | New stars |
|---|---|
| Oct 1 | 0 |
| Oct 2 | 0 |
| Oct 3 | +1 |
| Oct 4 | 0 |
| Oct 5 | 0 |
| Oct 6 | 0 |
| Oct 7 | 0 |
| Oct 8 | 0 |
| Oct 9 | 0 |
| Oct 10 | 0 |
| Oct 11 | 0 |
| Oct 12 | 0 |
| Oct 13 | 0 |
| Oct 14 | 0 |
| Oct 15 | 0 |
| Oct 16 | 0 |
| Oct 17 | 0 |
| Oct 18 | 0 |
| Oct 19 | +1 |
| Oct 20 | +1 |
| Oct 21 | 0 |
| Oct 22 | 0 |
| Oct 23 | 0 |
| Oct 24 | 0 |
| Oct 25 | 0 |
| Oct 26 | 0 |
| Oct 27 | 0 |
| Oct 28 | +1 |
| Oct 29 | 0 |
| Oct 30 | 0 |
| Oct 31 | 0 |
| Nov 1 | 0 |
| Nov 2 | 0 |
| Nov 3 | 0 |
| Nov 4 | +1 |
- 10 skills (10 skills found in its SKILL.md files)
- 6 forks (6 forks)
- 4mo ago last update (Last updated 4mo ago)
Install
Skills CLI
npx skills add phamcuong21478/rtl-skills
Asks which skills and agents to install. Just one: npx skills add phamcuong21478/rtl-skills --skill varch — add -g for every project.
Claude Code
git clone https://github.com/phamcuong21478/rtl-skillscp -r "rtl-skills/skills/varch" ~/.claude/skills/
Copies the varch skill into ~/.claude/skills/ for every project (use .claude/skills/ for one project). Repeat for the other skills listed below.
Plugin
/plugin marketplace add phamcuong21478/rtl-skills
Run inside Claude Code if the repository ships a plugin marketplace, then pick plugins from /plugin.
Skills can run code on your machine — read the SKILL.md first.
What it does
In the author's own words, from each skill's SKILL.md.
-
varch
Decompose an IP requirement into submodules, define interfaces, and generate an architecture document plus per-module requirement files and a top-level skeleton
skills/varch/SKILL.md on GitHub (opens in a new tab) -
vdebug
Trace failing signals through the RTL hierarchy, classify root cause, and write a debug report per issue — no fix is proposed
skills/vdebug/SKILL.md on GitHub (opens in a new tab) -
vdesign
Generate a design proposal, documentation, and RTL backbone from a requirement file
skills/vdesign/SKILL.md on GitHub (opens in a new tab) -
vdoc
Aggregate all per-module documentation into a single comprehensive IP document
skills/vdoc/SKILL.md on GitHub (opens in a new tab) -
vexplain
Generate documentation for any RTL module from Verilog source files
skills/vexplain/SKILL.md on GitHub (opens in a new tab) -
vfill
Implement Verilog code from an approved design proposal, then lint and simulate
skills/vfill/SKILL.md on GitHub (opens in a new tab) -
vflow
Scan project state to determine phase completion, write flow_status.md, and orchestrate the full RTL design flow from architecture to documentation
skills/vflow/SKILL.md on GitHub (opens in a new tab) -
vsynth
Synthesize a Verilog module or full IP with Vivado and report resource utilization, Fmax, and power
skills/vsynth/SKILL.md on GitHub (opens in a new tab) -
vtestgen
Scaffold a Makefile-driven, CPU-bus-controlled testbench project for an IP and generate a comprehensive set of self-checking testcases, validate each with make, and write a testcase list
skills/vtestgen/SKILL.md on GitHub (opens in a new tab) -
vtestrun
Run all IP-level testcases from tc_list.md through the bench Makefile, capture results, and write per-failure issue reports with no fix suggestions
skills/vtestrun/SKILL.md on GitHub (opens in a new tab)
No skill matches that filter.
Review before you install
A skill is a set of instructions and scripts your agent will follow, and it can run code on your machine. Read the SKILL.md and any scripts first — this listing is not a security review.