Updated 1mo ago
by Eriemon
verilog-generator
Agent skill for Verilog-2001 RTL generation and FPGA design workflows.
316 GitHub stars (316)
+17 in 20 days
| Period | New stars |
|---|---|
| Sep 27 | 0 |
| Sep 28 | +1 |
| Sep 29 | +5 |
| Sep 30 | +1 |
| Oct 1 | 0 |
| Oct 2 | +1 |
| Oct 3 | 0 |
| Oct 4 | 0 |
| Oct 5 | +1 |
| Oct 6 | 0 |
| Oct 7 | 0 |
| Oct 8 | 0 |
| Oct 9 | +2 |
| Oct 10 | +3 |
| Oct 11 | +1 |
| Oct 12 | +1 |
| Oct 13 | 0 |
| Oct 14 | 0 |
| Oct 15 | +1 |
| Oct 16 | 0 |
- 1 skill (1 skills found in its SKILL.md files)
- 22 forks (22 forks)
- 1mo ago last update (Last updated 1mo ago)
Install
Skills CLI
npx skills add Eriemon/verilog-generator
Asks which agents to install it for. Add -g to install it for every project.
Claude Code
git clone https://github.com/Eriemon/verilog-generatorcp -r "verilog-generator" ~/.claude/skills/verilog-generator
Copies the readable-verilog-generator skill into ~/.claude/skills/ for every project (use .claude/skills/ for one project).
Plugin
/plugin marketplace add Eriemon/verilog-generator
Run inside Claude Code if the repository ships a plugin marketplace, then pick plugins from /plugin.
Skills can run code on your machine — read the SKILL.md first.
What it does
In the author's own words, from each skill's SKILL.md.
-
readable-verilog-generator
Use when creating, writing, reviewing, annotating, repairing, refactoring, or validating readable Verilog RTL, including synthesizable Verilog-2001 .v files, existing-RTL analysis, semantic comment annotation, testbench scaffold planning, ASIC-quality review, local or remote Vivado/xsim validation, evidence-backed repair, and workflow trace diagnosis.
SKILL.md on GitHub (opens in a new tab)
No skill matches that filter.
Review before you install
A skill is a set of instructions and scripts your agent will follow, and it can run code on your machine. Read the SKILL.md and any scripts first — this listing is not a security review.